Logic Gates In Xilinx